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Abstract—In this paper we show the results of a study of
the effects of high-temperature stress annealing in nitrogen
on the refraction index of SiO2 layers and electrical properties
in metal-oxide-semiconductor (MOS) devices. We have experi-
mentally characterized the dependence of the reduced effective
contact potential difference (ECPD), the effective oxide charge
density (Ne f f ), and the mid-gap interface trap density (Dit ) on
the annealing conditions. Subsequently, we have correlated
such properties with the dependence of the refraction index
and oxide stress on the annealing conditions and silicon diox-
ide thickness. Also, the dependence of mechanical stress in
the Si-SiO2 system on the oxidation and annealing conditions
has been experimentally determined. We consider the contri-
butions of the thermal-relaxation and nitrogen incorporation
processes in determining changes in the SiO2 layer refractive
index and the electrical properties with annealing time. This
description is consistent with other annealing studies carried
out in argon, where only the thermal relaxation process is
present.
Keywords— stress, MOS, Si-SiO2 system, electrical parameters,
refractive index.
1. Introduction
The annealing of metal-oxide-semiconductor (MOS) de-
vices in nitrogen at high temperatures is broadly used to
reduce fixed-charge densities at the Si-SiO2 interface [1].
We have studied the effect of high-temperature annealing
in nitrogen on the stress properties, the optical properties,
and the electrical properties of MOS devices. In this paper,
we report our findings of the influence of annealing in ni-
trogen on the basic electrical parameters of MOS devices,
namely the effective charge density Ne f f , the mid-gap inter-
face trap density Dit , and the reduced effective contact po-
tential difference φ ∗MS, as well as on the thickness-averaged
stress in SiO2 layers and on the refractive index of such lay-
ers. These investigations have been extensively described
in [2, 3].
2. Experimental details
In this study 4-inch (100) n-type silicon wafers of
different resistivities were used. High-resistivity wafers
(3–5 Ω/cm) were doped with phosphorus, while low-
resistivity (0.005–0.02 Ω/cm) ones were antimonium-
doped. After an initial hydrogen-peroxide-based cleaning
sequence, the wafers were subjected to a thermal oxidation
process at 1000◦C in order to grow silicon-dioxide layers
with the thickness of approximately 20, 60, and 160 nm.
The wafers were subsequently annealed in nitrogen for pe-
riods of 0, 120, and 1440 minutes at 1050◦C. The front-
side metallization was deposited in a thermal evaporator.
The thickness of the obtained aluminum layer was approx-
imately 35 and 400 nm. The thin front-side Al is neces-
sary for MOS photoelectric measurements. The front-side
Al was patterned using optical lithography. The backside
oxide was etched prior to the deposition of backside metal-
lization. The post-metallization annealing was carried out
at 450◦C for 20 minutes.
The oxide thickness tox and its refractive index n were de-
termined using either a Gaertner-scientific 115B single-
wavelength ellipsometer operating at λ = 632.8 nm or
a J. A. Woollam variable angle spectroscopic ellipsome-
ter (VASE). The analysis of spectroscopic ellipsometry data
by means of a model consisting of a silicon substrate,
SiO2-Si interface layer and silicon dioxide layer was carried
out. The interface layer thickness was assumed to be 1 nm.
The curvature radius R of the wafer was measured using
a Tencor FLX-2320 system.
The relationship between the refractive index n and the
stress σox in the oxide is given by [4–6]:
n(σox) = n0 +∆σox ·
∆n
∆σox
, (1)
where: n0 is the refractive index of a completely relaxed
(stress-free) oxide. The value of n0 is 1.46 [6–8]. The
oxide stress σox is calculated in this work using Stoney’s
formula [9–12]:
σox =
1
6 ·R
·
ESi
(1−νSi)
·
t2Si
tox
, (2)
where: tSi is the silicon wafer thickness, ESi – Young mod-
ulus for silicon, and νSi – Poisson’s ratio for silicon. The
ratio of ESi/(1−νSi) is 180.5 GPa for (100) silicon [13, 14].
The effective contact-potential difference φMS was mea-
sured with the accuracy of ±10 mV using the photoelectric
method [15] implemented in the PIE MSPS photoelectric
measurement system. The mid-gap interface trap density
Dit was measured by means of the HF-LF method using
a Keithley PKG 82 system. The general characterization of
the electrical properties of the MOS structures was carried
out using a SSM 450i system.
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The effective contact potential difference (φMS or ECPD) is
defined as [1]:
φMS ≡ φM −
(
χSi +
Eg,Si
2q
+φF
)
, (3)
where: φM is the barrier height at the gate-dielectric in-
terface, χSi – the electron affinity in the silicon substrate,
Eg,Si – the silicon band gap, and φF – the Fermi level in the
silicon substrate measured from the mid-gap level. The ef-
fective contact potential difference is determined from [15]:
φMS = VG0 = φS0 , (4)
where: VG0 is the gate voltage corresponding to zero poten-
tial drop across the dielectric, which is determined by the
photoelectric method, and φS0 the silicon surface potential
when VG = VG0.
The reduced effective contact potential difference φ ∗MS is
defined as:
φ ∗MS ≡ φM −χSi (5)
or
φ ∗MS = φMS +
Eg,Si
2q
+φF . (6)
The electrical parameter described above depends on the
barrier heights on both sides of the dielectric but is inde-
pendent of the doping concentration in the substrate. On
the contrary, φMS depends on the doping concentration in
the substrate.
The density of the effective charge Nef f or Qef f /q is cal-
culated from:
Qe f f = Cox
(φMS−VFB) , (7)
where: Cox – oxide capacitance per unit area. Cox is deter-
mined from the measured capacitance Cacc(F) in accumu-
lation using Cox = Cacc/A, where A is the device area.
3. Results and discussion
The results of the measurements carried out on samples
with tox ≈ 20, 60 and 160 nm have been shown in Fig-
ures 1–10. We must emphasize that the above mentioned
results are based on the premise that the mechanical stress
in the wafers prior to processing is not crucial. Therefore
it is assumed that it is initially the same in all wafers. All
results presented in our paper are fairly consistent with this
assumption.
Observations and measurements carried out on the wafers
with silicon dioxide thickness of about 20 nm indicate that
wafer deformation due to the oxidation process doesn’t oc-
cur in the form of a spherical cap. This is due to the fact
that the silicon dioxide layer is too thin to effectively deform
the wafer. The stress measurements were carried out both
before and after the backside oxide layers were completely
removed from the back side of the wafers.
The relationship between the average compressive stress
σox in the silicon dioxide layer and its thickness is shown
in Fig. 1.
Fig. 1. The average compressive oxide stress −σox in the SiO2
layer versus oxide thickness tox.
As expected, the magnitude of the compressive stress in the
silicon dioxide increases as the SiO2 thickness is decreased.
The dependence of SiO2 refractive index nSE obtained by
spectroscopic ellipsometry on the silicon dioxide thickness
is portrayed in Fig. 2.
Fig. 2. SiO2 refractive index n versus oxide thickness tox.
Fig. 3. The average refractive index of SiO2 as a function of
average silicon dioxide compressive stress.
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By combination of the results from Figs. 1 and 2, we
obtain Fig. 3, which shows the relationship between the
average refractive index of SiO2 and average compressive
stress in the oxide. In this plot we point out that the refrac-
tive index increases with an increase of the compressive
stress.
The effects of extended annealing in nitrogen on the aver-
age compressive stress σox and the refractive index of SiO2
are shown in Figs. 4 and 5. In these figures, we observe,
that σox and n have a tendency to decrease as a result of
prolonged anneals due to stress relaxation in the oxide lay-
ers by viscous flow and/or decompaction. However, the
increase of the oxide refractive index observed for longer
annealing times results from nitrogen incorporation in the
SiO2 layer in the vicinity of the Si-SiO2 interface.
Fig. 4. The average compressive oxide stress −σox in the SiO2
layer versus nitrogen-annealing time tN2 for three silicon dioxide
thicknesses of 20, 60, and 160 nm.
Fig. 5. SiO2 refractive index n versus nitrogen-annealing time tN2
for three silicon dioxide thicknesses of 20, 60, and 160 nm.
In Fig. 6 the dependence of the mid-gap interface
trap density Dit on the duration of annealing in nitro-
gen tN2 is shown. This parameter is particularly sensitive to
both the nitrogen-annealing time and the oxide thick-
ness (Fig. 7).
Fig. 6. Mid-gap interface trap density Dit versus nitrogen-an-
nealing time tN2 for three silicon dioxide thicknesses of 20, 60,
and 160 nm.
Fig. 7. Mid-gap interface trap density Dit versus oxide thickness.
Fig. 8. The reduced effective contact potential difference φ ∗MS on
nitrogen-annealing time tN2 for three silicon dioxide thicknesses
of 20, 60, and 160 nm.
Photoelectric measurements allowed the effective contact
potential difference (the φMS factor or EPCD) to be de-
termined. The reduced effective contact potential differ-
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ence φ ∗MS is shown as a function of nitrogen-annealing time
and oxide thickness in Figs. 8 and 9 for the three oxide
thicknesses studied.
Fig. 9. The reduced effective contact potential difference φ ∗MS
versus oxide thickness.
The dependence of the effective oxide charge density
(Ne f f ) on the nitrogen-annealing time (tN2) is illustrated
in Fig. 10.
Fig. 10. Effective charge density Ne f f in the oxide versus
nitrogen-annealing time tN2 for three silicon dioxide thicknesses
of 60 and 160 nm.
The shape of the σox(tN2), n(tN2), Dit(tN2), φ ∗MS(tN2), and
Ne f f (tN2) plots results from the combination of two com-
peting processes. The first of those is thermal-relaxation
that occurs in the initial phases of annealing. The second
is nitrogen incorporation that takes place in the SiO2 layer
in the vicinity of the Si-SiO2 interface. The latter occurs
at longer times of annealing in nitrogen. The trends in the
above described plots are such that both the SiO2 refractive
index and the electrical parameters decrease in the case of
short annealing times then start increasing when annealing
times become longer.
4. Conclusions
We have investigated the effect of high-temperature stress
annealing in the ambient of nitrogen on the optical and
electrical properties of MOS devices. Based on the changes
occurring in the refractive index of the SiO2 layer and elec-
trical parameters of MOS structures, we claim that two pro-
cesses are present during annealing: thermal relaxation and
nitrogen incorporation. The first process is responsible for
the initial trends in the silicon dioxide properties. The sec-
ond process is, however, responsible for the trends in the
SiO2 properties at longer annealing times.
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